Analytical model of threshold voltage and sub-threshold slope of SOI and SON MOSFET: A comparative study

S.K. Sarkar1*, Sanjoy Deb1, N. Basanta Singh2, Debraj Das1
1Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata-700032, (INDIA)
2Department of Electronics & Communication Engineering, Manipur Institute of Technology, Imphal-795004, (INDIA)
E-mail: deb_sanjoy@yahoo.com; basanta_n@rediffmail.com; debraj230@gmail.com; su_sircir@yahoo.co.in
Received: 14th August, 2010; Accepted: 24th August, 2010

ABSTRACT

A threshold voltage model based on three-interface compact capacitive model is developed for horizontal SOI/SON MOSFET. Different short channel effects like drain induced barrier lowering, 2-D charge sharing and fringing field effects are considered. Analytical simulation is done to understand the threshold voltage performance of silicon on insulator (SOI) and silicon on nothing (SON) MOSFET, under different structural and operational parameter variations. The performance of the two devices are studied and compared in terms of threshold voltage roll-off and subthreshold slope. Performance of SON MOSFET is found to be significantly different from equivalent SOI device. SON MOSFET demonstrates lower threshold voltage roll-off and subthreshold slope due to reduced short channel effects. Present analysis is found to be useful to figure out the improvement of SON over SOI structures as a next generation short channel MOS structure.

KEYWORDS

Silicon-on-insulator (SOI); Silicon-on-nothing (SON); Threshold voltage; Short channel effects; Threshold voltage roll-off; Subthreshold slope.

INTRODUCTION

With the emergence of mobile computing and communication, low power device design and implementation have got a significant role to play in VLSI circuit design. Continuous device performance improvement is possible only through a combination of device scaling, new device structures and material property improvement to its fundamental limits [5]. The down-scaling of MOSFETs has been the most important and effective way for achieving device performance improvement for VLSI/ULSI circuits. Increased demand for ultra low power consumption, high density and high performance devices is continuously pushing the fabrication process to go beyond the sub-micron technologies such as 45nm, 32nm and so on. However, the performance requirement in these advanced technologies couldn’t be achieved with conventional bulk CMOS process leading to an alternative, Silicon-on-Insulator (SOI) technology [2]. Short-channel-effects (SCEs), transistor scalability, and circuit performance are improved by using SOI technology, especially ultrathin, fully depleted (FD) MOSFETs [3]. MOSFET fabricated on insulator (SOI) substrate provides an advantage for high speed applications because of the low parasitic capacitance. As CMOS IC technology enters the sub-
50 nm range, the silicon channel and the buried oxide thicknesses must be less than 50 nm and 100 nm, respectively, in order to prevent the short channel effect (SCE)\(^4\). The development of SOI MOSFET technology has been limited so far by the difficulty in controlling the silicon film thickness, adjusting buried oxide layer thickness, shallow source drain series resistances and the fringing fields\(^5-7\). A super SOI, having a silicon film thickness of five nanometers and a buried oxide thickness of 20 nm might be capable of suppressing the SCE at the CMOS down-scale limit of 20 nm channel length, however, the requirements for the exceptionally thin silicon and buried oxide films exceed present manufacturing capabilities for SOI wafers\(^8\).

Although different SCEs are highly suppressed in SOI structure, SOI structure is not fully immune to different SCEs. Among different SCEs related device performance degradation, higher threshold voltage roll-off and degraded subthreshold slope are very important issues\(^9\). To overcome such types of drawbacks in usual SOI structure, different improved SOI structures are suggested in recent times\(^10\). Silicon-on-Nothing (SON), an innovative SOI structure suggested and developed very recently, enables fabrication of extremely thin silicon (5 to 20 nm) and buried dielectric (10 to 30 nm) super SOI devices, which are capable of quasitotal suppression of SCEs and excellent electrical performances\(^11\). In a SON MOSFET, the buried layer of usual SOI MOSFET is replaced with air which causes less SCEs and leakage currents. Among the advantages of fully-depleted (FD) SON architecture comparing to FDSOI, the most significant one is the reduced electrostatic coupling of channel with source/drain and substrate through the buried layer (BL)\(^12\). Reduced electrostatic coupling through the BL allows in turn to reduce the minimal channel length of transistors or to relax the requirements on Si film thickness\(^13\). Moreover, since the so-called “nothing” (or air) layer embedded below the Si active film has lower dielectric permittivity than oxide, the parasitic capacitances between source/drain and substrate are reduced and therefore higher circuit speed can be expected with SON devices. Thick buried layer can be a drawback of SOI MOSFETs due to large positive charge accumulated in the thick BL, while in the case of SON MOSFET, no charge will accumulate in the air-gap\(^14\).

Although SOI and SON structures have basic resemblance, accurate modeling of different short channel effects is essential as their influences are different in those structures. Adopting similar theoretical approach developed previously for SOI MOSFET threshold voltage modeling\(^15\), threshold voltage model of horizontal SON MOSFET have been previously established\(^11\). In this work, a generalized three-interface compact capacitive model of horizontal SOI/SON MOSFET has been developed. Different SCEs like fringing field, substrate coupling and junction-induced 2D-effects are incorporated in the present model. A new approach has been adopted for fringing field capacitance calculation. Analytical expressions of threshold voltage and subthreshold slope including the fringing capacitance effect are developed from the compact capacitive analysis. The performance of the two devices are studied and compared in terms of threshold voltage roll-off and subthreshold slope.

### Analytical modeling

In a short channel device, potential profiles in the channel and beneath the channel (in the BL) are two-dimensional in nature. Assuming a parabolic potential profile initiated by perpendicular and lateral field, thresh-
old voltage can be calculated by solving 2-D Poisson’s equation in the channel\textsuperscript{[16]}\textsuperscript{[16]}. It can also be calculated by solving 1-D Poisson’s equation and then incorporating lateral field effect through voltage doping transformation (VDT). This type of analysis is commonly known as compact capacitive model and this model predicts threshold voltage with almost same accuracy as with 2-D Poisson’s equation but with less complexity\textsuperscript{[16]}\textsuperscript{[16]}.

**Equivalent capacitive model**

A generalized layered structure of a SOI/SON MOSFET is shown in figure 1. The structure considered here has poly silicon (n+) gate. Let \( t_{GOX}, t_{Si}, t_{BL/air} \) and \( t_{sub} \) be the thicknesses of gate oxide, silicon channel layer, buried layer and substrate layer respectively. \( L \) is the metallurgical channel length of the device.

A simple compact-capacitance model developed for the description of the threshold voltage \( V_{th} \) of the fully depleted SOI/SON-MOSFET is shown in figure 2.

In the figure, \( C_{if1,2,3} \) are the interface state capacitances for three interfaces, \( C_{Sl,d} \) is the silicon channel depletion capacitance, \( C_{GOX} \) is the gate oxide capacitance \( C_B \) is the capacitance due to substrate bias, \( C^p \) and \( C^s \) are the fringing field capacitances from drain and source side respectively. \( V_{FB1} \) is the flat band voltage at the front interface of the channel due to gate; \( V_{FB2} \) is the flat band voltage at the channel back interface due to source/drain; \( V_{FB3} \) is the flat band voltage at the back interface of the channel due to substrate.

**Short channel effects**

For a long channel device, it can be considered that the gate is completely responsible for depleting the channel. In a short channel device, some part of the depletion is accomplished by the influence of drain voltage as well as channel back interface potential; this phenomenon is known as two dimensional charge sharing effect\textsuperscript{[17]}\textsuperscript{[17]}. In terms of potential this can be explained on the basis of potential barrier lowering at source-channel junction due to lateral field in the channel initiated by applied drain voltage and this phenomenon is commonly known as drain induced barrier lowering (DIBL). Another component of DIBL is caused by induced potential at channel back interface\textsuperscript{[17]}\textsuperscript{[17]}. Under short channel condition, channel back interface potential is due to combined effect of substrate bias, hole accumulation and fringing field.

**DIBL due to lateral field**

Voltage doping transformation is a technique, which can be used to take into account the effect of channel lateral field related DIBL into quasi 1D threshold voltage analysis\textsuperscript{[16]}\textsuperscript{[16]}. According to VDT, the effect of lateral field in the channel from drain side is equivalent to a reduction in the effective channel doping. Using VDT for modeling short channel effects, the effective channel doping is given by\textsuperscript{[11]}\textsuperscript{[11]};

\[
N_A' = N_A - \frac{2\varepsilon_{Si} V_{DS}^*}{qL_{off}^2}
\]

(1)

Here, \( \varepsilon_{Si} \) is the dielectric constant of silicon, \( q \) is the electronic charge, \( N_A \) is the silicon impurity doping concentration, \( V_{DS}^* \) is the effective drain to source voltage which is given by;

\[
V_{DS}^* = V_{DS} + 2(V_{bi} + \Psi_{S2} - \Psi_{S1}) + 2\sqrt{(V_{bi} + \Psi_{S2} - \Psi_{S1})(V_{DS} + V_{bi} + \Psi_{S2} - \Psi_{S1})}
\]

(2)

Here \( V_{DS} \) is the drain-to-source voltage, \( V_{bi} \) is the built in potential, \( \Psi_1 \) and \( \Psi_2 \) are the channel front and back interface potential, respectively. Applying voltage doping transformation, the effective channel depletion capacitance is given as;

---

**Figure 1**: Generalized layered structure of SOI/SON-MOSFET

**Figure 2**: Equivalent capacitance model of SOI/SON-MOSFET

**Figure 3**: Fringing capacitance model of SOI/SON-MOSFET
Figure 4: Plot of Threshold voltage with channel length for SOI (dashed line) and SON (solid line) MOSFET. Back-gate voltage $V_B = 0 \text{ V}$, $V_{DS} = 1 \text{ V}$, $T_{GOX} = 5 \text{ nm}$, $T_{BOX} = 147 \text{ nm}$, $Na = 0.5 \times 10^{14} \text{ cm}^{-2}$, $N_{sub} = 4 \times 10^{12} \text{ cm}^{-2}$. Curve a: $T_{Si} = 8.6$ and curve b: $T_{Si} = 18.2$

Figure 5: Plot of Subthreshold slope with channel length for SOI (dashed line) and SON (solid line) MOSFET. Parameter values are same as in figure 1 and also the symbols have the same significance.

Figure 6: Threshold voltage with gate oxide thickness for SON (dashed line) and SOI (solid line) MOSFET. Back-gate voltage $V_B = 0 \text{ V}$, $V_{DS} = 1 \text{ V}$, $T_{BOX} = 147 \text{ nm}$, $Na = 0.5 \times 10^{14} \text{ cm}^{-2}$, $N_{sub} = 4 \times 10^{12} \text{ cm}^{-2}$, $L = 50 \text{ nm}$. Curve a: $V_{DS} = 1 \text{ V}$ and curve b: $V_{DS} = 0.05 \text{ V}$. Other parameters are same as in figure 1.

Figure 7: Subthreshold Slope with gate oxide thickness for SOI (dashed line) and SON (solid line) MOSFET. Significance of symbol and parameters values is same as in figure 6.

\[ C_{Si,d}^{eff} = \frac{dQ_{d}}{d\Psi} = \frac{qN\tau_{Si}L_{eff}}{\Psi_{S1} - \Psi_{S2}} \]  

Here $Q_{d}$ is the total charge per unit area in silicon in the channel.

**DIBL due to fringing field**

In isolated channel structure like SOI/SON, penetration of fringing-field lines from source and drain through buried layer or air induces a potential at the channel back interface, which causes fringing field related DIBL. Substrate bias is also capacitively coupled to the channel back interface potential which acts as another source of DIBL. Another DIBL effect is due to accumulation of holes, which are generated by impact ionization, at the channel back interface[17].

Fringing field effect in a fully depleted SOI/SON MOSFET is responsible for a dramatic increase of DIBL[5]. The effect of fringing field can be reduced by using lower dielectric constant material in the BL. This is actually done in SON structure by using air in the BL. Two-dimensional potential profile in the BL is quite complex. As a result, two-dimensional analysis of the fringing field effect has not been developed properly[6]. A compact model of fringing field induced parasitic capacitance can be developed based on conformal mapping technique.

A schematic view of SOI/SON MOSFET with fringing-field lines emanating from the drain to the channel region is shown in figure 3. Assuming that the source is at zero potential, fringing field emanating only from the drain side is considered in the present analysis. Using conformal mapping, the original structure can be converted into an equivalent two-plate system with an angle of inclination of 180 degree as shown in figure 3.
Figure 8: Threshold voltage with gate oxide thickness for SON (dashed line) and SOI (solid line) MOSFET. Significance of symbol and parameters values is same as in figure 6.

channel back interface and drain back interface are considered as the two plates which are assumed to be of unit area. The two plates are separated by the depletion layer formed at the channel-drain junction.

The capacitance of the two plates can be calculated using the approach adopted for calculation of capacitance of an inclined plate capacitor with a degree of inclination up to 180 degree[18,19]. The capacitance per unit longitudinal length of the line is[18];

\[ C_{F}^{D/S} = C_{in}^{in} + C_{out}^{out} \] (4)

Here \( C_{in}^{in} \) is the inner capacitance and \( C_{out}^{out} \) is the outer capacitance. For the structure considered here both the capacitances will be same and,

\[ C_{F}^{D/S} = 2\varepsilon_{BL/air} \frac{K(k_{in/out})}{K'(k_{in/out})} \] (5)

Here, \( K'(k_{in/out}) = K(k_{in/out}' ) \) and using the same approach as in Ref. 20 we can write;

\[
k_{in/out} = \frac{L_{p}(L_{p}+L_{D}+L_{D})}{(L_{p}+L_{p})(L_{p}+L_{D})} \text{ and } k_{in/out}' = \frac{L_{p}L_{D}}{(2L_{p}+L_{p})(2L_{p}+L_{D})} .
\]

Since the source and drain are heavily doped n+ regions and the channel is p type, an abrupt junction will be formed with a depletion width of \( L_{p} \). If device metallurgical channel length is \( L \) then effective channel length \( L_{eff} = L - 2*L_{p} \) and \( L_{D/S} \) is the length of the drain/source side. As \( K(k_{in/out}) \) is the complete elliptic integral of first kind, taking the expansion, the final expression of the capacitance is expressed as;

\[
\begin{align*}
C_{F}^{D/S} &= 2\varepsilon_{BL/air} \frac{1 + \frac{1}{2}(k_{in/out})^2 + \frac{1.3}{2.4}(k_{in/out})^4 + \ldots + \left( \frac{2n-1}{2n} \right)^2 k_{in/out}^{2n}}{1 + \frac{1}{2}(k_{in/out})^2 + \frac{1.3}{2.4}(k_{in/out})^4 + \ldots + \left( \frac{2n-1}{2n} \right)^2 k_{in/out}^{2n}}
\end{align*}
\] (6)

Here, \( \varepsilon_{BL/air} \) is the dielectric constant of buried layer/air. As the contribution from the higher order terms is negligible, contribution up to the fourth ordered term is taken into consideration.

Assuming that the substrate is depleted, it can be modeled with an equivalent capacitor \( C_{S} \) which can be calculated from \( C_{S} = \varepsilon_{Si} / W_{S} \) where \( W_{S} \) is the substrate depletion layer width[11]. The charge induced in the substrate and BL/air interface can be written as \( C_{S}(V_{B} - V_{FB3}) \) where \( V_{B} \) is the substrate bias. For sufficiently thick BL, substrate depletion will be negligible and under such condition \( C_{S} \) can be replaced by a fitting parameter.

Threshold voltage model

Considering equilibrium charge conservation at each node in figure 2, surface potentials \( \psi_{1}, \psi_{2} \) and \( \psi_{3} \) can be expressed as;

\[
\begin{align*}
\psi_{1} &= A + \psi_{1}^{C_{Si,d}} = C_{G_{OX}}(V_{G1} - V_{FB1}) + C_{Si,d}^{eff} \psi_{1} \\
\psi_{2} &= B + \psi_{2}^{C_{Si,d}} = C_{B} \psi_{2} + (V_{DS} - V_{FB2})C_{F}^{D/S} + C_{Si,d}^{eff} \psi_{1} \\
\psi_{3} &= \psi_{3}^{C_{Si}} = B - V_{FB3})C_{S}
\end{align*}
\] (7) (8) (9)
Here, \( A = C_{GOX} + C_{if1} \), \( B = C_B + C_{if2} \), and \( C = C_B + C_{if3} \). From equations 6, 7, 8, and 9, the following equations are derived:

\[
C_1\phi_1 - C_2\phi_2 = C_5 \tag{10}
\]
\[
-C_2\phi_1 + C_{if2} - C_{if3} = C_6 \tag{11}
\]
\[
-C_4\phi_2 + C_3 = r(V_B - V_{FB3}) \tag{12}
\]

Here,

\[
C_1 = \sqrt{V_{bi} (V_{bi} + V_{DS})} ,
\]
\[
C_2 = \frac{2V_{bi} + V_{DS}}{V_{bi} (V_{bi} + V_{DS})} ,
\]
\[
C_3 = A + \frac{2t_{Si} \epsilon_{Si}}{L_F} (2 + C_1 C_2) ,
\]
\[
C_4 = \frac{2t_{Si} \epsilon_{Si}}{L_F} (2 + C_1 C_2) ,
\]
\[
C_5 = C_{GOX} (V_{G1} - V_{FB1}) - \epsilon_{Si} L_{N} A + \frac{2t_{Si} \epsilon_{Si}}{L_F} (V_{DS} + 2V_{bi} + 2C_1) ,
\]
\[
C_6 = 2(2 + C_1 C_2) \frac{\epsilon_{Si} L_{N}}{L_F} ,
\]
\[
C_7 = B + 2(1 + C_1 C_2) \frac{t_{Si} \epsilon_{Si}}{L_F} ,
\]
\[
C_8 = (V_{DS} - V_{FB3}) C_F + \epsilon_{Si} L_{F} N_A - \frac{2t_{Si} \epsilon_{Si}}{L_F} (V_{DS} + 2V_{bi} + 2C_1)
\]

Using Crammer’s rule, the expression for \( \phi_1, \phi_2 \) and \( \phi_3 \) are obtained as:

\[
\phi_1 = \frac{CC_2C_7 - C_2C_8^2 + CC_4C_8 + rC_4C_BV_B}{CC_2C_7 - C_2C_8^2 - C_2C_B} \tag{13}
\]
\[
\phi_2 = \frac{CC_2C_8 + rC_4C_BV_B + CC_2C_8}{CC_2C_7 - C_2C_B - C_2C_B} \tag{14}
\]
\[
\phi_3 = \frac{rC_4C_BV_B + C_6C_8C_4 - rC_4C_BV_B + C_6C_8C_4}{CC_2C_7 - C_2C_B - C_2C_B} \tag{15}
\]

Under the assumption that the inversion layer will be formed at the front interface due to the front interface potential, we can compute device threshold voltage (front channel threshold voltage) by solving \( V_{G1} \) in terms of \( \phi_1 \) and then replacing \( \phi_1 \) with \( 2\phi_1' \). The threshold voltage can be expressed as:
34 Threshold voltage and sub-threshold slope of SOI and SON MOSFET

Full Paper

\[ V_{th} = V_{FRI} + 2\psi_F \left[ \left( CC_3 C_7 - C_3 C_6 - CC_4 C_6 \right) \right. \]
\[ \left. + C_4 \left( CC_8 + rC_8 V_B \right) \right] \left( C_{GOX} \left( CC_7 + C_6 \right) \right)^{-1} \]  

(16)

In case of bulk MOSFET, threshold voltage is derived from the front interface surface potential \( \psi \). The effect of back potential \( \psi_2 \) is neglected but in short channel SOI/SON structure, \( \psi \) will be strongly influenced by the back interface \( \psi_2 \). Significant modification of \( \psi_2 \) in SON structure due to air in the box region will initiate considerable performance variation of SON over SOI structure.

The sub-threshold swing \( S = \left( 2.3k_B \frac{T}{dV_{G1}} \right) \) which can be calculated using eqs. 3 and 7 is given as;

\[ S = 2.3k_B \left[ \frac{C_{eff}^{N,M} + A}{C_{GOX}^{N,M}} - C_{eff}^{N,M} \right] \]

\[ B - \frac{C_{ROX}^2}{C} \]  

(17)

RESULTS & DISCUSSIONS

Numerical results are simulated using the parameter values given in the TABLE 1.

The plots of threshold voltage and sub-threshold slope with channel length are shown in figure 4 and 5, respectively. The threshold voltage roll-off (TVRO) and subthreshold slope (STS) reduces with increasing channel length due to reduced SCEs with channel length. TVRO predicted by the analytical model is compared with the experimental results of SOI structure available in Ref. 20 and good agreement are obtained indicating the correctness of the model. It is found from both the plots that the TVRO and STS are reduced in case of SON structure compared to SOI structure.

The potential coupling ratio \( \left( \psi_1 / \psi_2 \right) \) reduces with decreasing GOX layer thickness. This increases the SCEs thereby increasing the TVRO and STS. The performance of SON structure is found to be superior to SOI structure and their comparison is shown in figure 6 and 7, respectively.

Increasing BL or air layer thickness reduces \( P_{CR} \) due to reduced \( \psi_2 \) as a result TVRO and STS are reduced. This can be observed in the results presented in figure 8 and 9, respectively.

Variations of threshold voltage and subthreshold slope with the substrate voltage \( (V_B) \) are shown in the figure 10 and 11, respectively. Reduction of potential coupling ratio \( (P_{CR}) \) with increasing substrate bias explains the nature of these graphs.

Effective shift in TVRO and STS with and without SCEs are plotted with channel length as \( |V_{th}^n| \) and \( S^n \) in figure 12 and 13, respectively. In case of SON structure, threshold voltage and subthreshold slope shift is minimum due to less SCEs.

CONCLUSION

A three-interface compact capacitive model of horizontal SOI/SON-MOSFET is developed and analytical expressions for threshold voltage and sub-threshold slope have been derived. The SCEs especially DIBL effect due to fringing field, substrate bias and junction-induced lateral field are incorporated in the model. The performance of the two devices are studied and compared in terms of threshold voltage roll-off and subthreshold slope which are very important issues related to performance analysis of short channel MOSFET. Effect of different parameters like channel length, gate oxide thickness, barrier layer thickness, substrate bias are also investigated and analyzed to understand the comparative performance of SOI and SON structures.

Present analysis shows that the SON-MOSFET technology is found to offer devices with scalability and enhanced performance in terms of threshold voltage roll-off and subthreshold slope compared to simple SOI structure thereby providing scope for further miniaturization of devices.

ACKNOWLEDGEMENT

Sanjoy Deb thankfully acknowledges the financial support obtained from School of Nanoscience and Technology, Jadavpur University in the form of UGC Fellowship.

REFERENCES


